EN 202 Electronics

Welcome
My Introduction

Prof. Rajesh Gupta

Dept. of Energy Science and Engineering

Office: Room No. 3. Near to Energy Sci and Engg. Office

Phone: 7837

Email: rajeshgupta@iitb.ac.in
Your Introduction

- Name
- Place
- Background of electronics and electrical
- What you expect from this course
Objective of course

To give you a basic background of electronics engineering, which is required for

- Troubleshooting, understanding and making of electrical/electronics circuits/instruments
- Understanding of basic terminology of electronics
- For laboratory experiments
- Minimum electronics knowledge which help in understanding system in which electronics is one of the component
Digital Electronics
References


Logic Gates
NOT Gate OR Inverter

**Logic - Opposite of input**

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
AND Gate

Logic - output is 0 if there is any input 0
OR Gate

Logic – output is 1 if there is any input 1
NAND Gate

Universal Gate

Logic – output is 1 if there is any input 0
NOR Gate

Universal Gate

Logic - output is 0 if there is any input 1
XOR Gate

Logic - output is 1 if there are odd number of 1’s in input
IC’s of logic gates

5400/7400
Quad NAND gate

5402/7402
Quad NOR gate

5408/7408
Quad AND gate

5432/7432
Quad OR gate

5404/7404
Hex Inverter
Problem

- Construct NOT, OR and AND function by NAND Gate
Problem

- Construct NOT, OR and AND function by NOR Gate
Problem

Propose an application based on digital circuit
Acceptable input & output voltage

**TTL** – Transistor-Transistor Logic

![TTL gate signal levels diagram](image)

- **High** level: 5 V (high-level noise margin: 2.7 V)
- **Low** level: 0 V (low-level noise margin: 0.5 V)
Binary number system

- Why binary number system is required in digital electronics?
  - Only two states are possible
- Decimal Odometer
  - 000, 001, 002, 003...009, 010, 011...099, 100, 101
- Binary Odometer
  - 000, 001, 010, 011, 100, 101, 110, 111
- Bit = X
- Nibble = XXXX
- Byte = XXXX XXXX
  \[ \uparrow \quad \uparrow \]
  MSB     LSB
# Weight of digits

- **Weigh of digit in decimal system**

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Binary</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>3</td>
<td>11</td>
</tr>
<tr>
<td>4</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>101</td>
</tr>
<tr>
<td>6</td>
<td>110</td>
</tr>
<tr>
<td>7</td>
<td>111</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
</tr>
<tr>
<td>11</td>
<td>1011</td>
</tr>
<tr>
<td>12</td>
<td>1100</td>
</tr>
<tr>
<td>13</td>
<td>1101</td>
</tr>
<tr>
<td>14</td>
<td>1110</td>
</tr>
<tr>
<td>15</td>
<td>1111</td>
</tr>
<tr>
<td>16</td>
<td>10000</td>
</tr>
<tr>
<td>17</td>
<td>10001</td>
</tr>
<tr>
<td>18</td>
<td>10010</td>
</tr>
<tr>
<td>19</td>
<td>10011</td>
</tr>
<tr>
<td>20</td>
<td>10100</td>
</tr>
</tbody>
</table>

1206 = 1000 + 200 + 6
1206 = (1 × 1000) + (2 × 100) + (0 × 10) + (6 × 1)

- **Weight of digit in binary**

Convert $11001101_2$ to decimal form:

```
bits = 1 1 0 0 1 1 0 1
weight = 1 6 3 1 8 4 2 1
(in decimal notation) 2 4 2 6
```
Problems

- A number 7 is required to electrically transmit from one town to another town. What are possible ways?
- Convert 10101 to decimal
- Convert 55 to binary
  - Successive division
Binary addition

Examples

\[
\begin{array}{c}
0 + 0 = 0 \\
1 + 0 = 1 \\
0 + 1 = 1 \\
1 + 1 = 10 \\
1 + 1 + 1 = 11
\end{array}
\]
Binary subtraction

0-0=0
1-0=1
1-1=0
10-1=1

Examples

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>407</td>
<td>100</td>
<td>1101</td>
<td>11001000</td>
<td></td>
</tr>
<tr>
<td>-328</td>
<td>-001</td>
<td>-1010</td>
<td>-01001011</td>
<td></td>
</tr>
<tr>
<td>----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td></td>
</tr>
<tr>
<td>079</td>
<td>011</td>
<td>0011</td>
<td>01111101</td>
<td></td>
</tr>
</tbody>
</table>
Binary Adder
Half Adder

\[ A \oplus B = \Sigma \]

\[ C_{out} = \bar{A} \cdot B + A \cdot \bar{B} \]
Full Adder

A B C
CARRY
SUM

A
B
C
CARRY
SUM

FA
Boolean Arithmetic
- Based on logic gate
OR and AND operation

\[ Y = A + B \]

\[ Y = A \cdot B \]
NOT, NAND and NOR

- **NOT**
  - \( Y = \overline{A} \)

- **NAND**
  - \( Y = \overline{AB} \)

- **NOR**
  - \( Y = \overline{A + B} \)

- **XOR**
  - \( Y = ?? \)
## Basics of boolean algebra

<table>
<thead>
<tr>
<th>Additive</th>
<th>Multiplicative</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A + 0 = A$</td>
<td>$0A = 0$</td>
</tr>
<tr>
<td>$A + 1 = 1$</td>
<td>$1A = A$</td>
</tr>
<tr>
<td>$A + A = A$</td>
<td>$AA = A$</td>
</tr>
<tr>
<td>$A + \overline{A} = 1$</td>
<td>$\overline{AA} = 0$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Additive</th>
<th>Multiplicative</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A + B = B + A$</td>
<td>$AB = BA$</td>
</tr>
<tr>
<td>$A + (B + C) = (A + B) + C$</td>
<td>$A(BC) = (AB)C$</td>
</tr>
<tr>
<td>$A(B + C) = AB + AC$</td>
<td></td>
</tr>
</tbody>
</table>
Boolean rules for simplification

- **A + AB = A**

  \[ A + AB = A \]

  (same)

- **A + \overline{AB} = A + B**

  \[ A + \overline{AB} = A + B \]

  (same)

Truth table's should match
Contd.

- \( A + BC = (A + B) (A + C) \)

\[ \begin{align*}
\text{Distributing terms} \\
(\text{same}) \\
\text{Applying identity } AA = A \\
\text{Applying rule } A + AB = A \\
\text{to the } A + AC \text{ term} \\
\text{Applying rule } A + AB = A \\
\text{to the } A + AB \text{ term}
\end{align*} \]

**Useful Boolean rules for simplification**

- \( A + AB = A \)
- \( A + \overline{A}B = A + B \)
- \( (A + B)(A + C) = A + BC \)
Circuit simplification example

Realize with less number of gates
DeMorgan's Theorems

\[ \overline{A \cdot B} = \overline{A} + \overline{B} \]
\[ \overline{A + B} = \overline{A} \cdot \overline{B} \]

NAND to Negative-OR
NOR to Negative-AND

Breaking longest bar (addition changes to multiplication)
Applying identity \( \overline{A} = A \) to \( \overline{BC} \)
Problem

- Solve

- Ans $\overline{AB}$
Problems

\[ AB + \overline{A} + AB^+ = 0 \]

\[ AB + \overline{AC} + \overline{ABC} (AB + C) = 1 \]
Converting truth tables into Boolean expressions

Sum of product approach

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[
\overline{ABC} = 1 \\
\overline{ABC} = 1 \\
\overline{ABC} = 1 \\
\overline{ABC} = 1
\]

Output = \( \overline{ABC} + \overline{A\overline{B}C} + A\overline{B}C + ABC \)

Ans \( AB + BC + CA \)
Contd.

Product-Of-Sums approach

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[(A + B + C)\]

\[(\overline{A} + \overline{B} + \overline{C})\]

Output = \((A + B + C)(\overline{A} + \overline{B} + \overline{C})\)

\[(A + B + C)\]

\[(\overline{A} + \overline{B} + \overline{C})\]
Logic simplification with Karnaugh maps

Out = \overline{ABC} + \overline{ABC}

Out = \overline{ABC} + ABC

Out = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}

Out = BC
Contd.

Out = \overline{A}BC + \overline{A}B\overline{C} + ABC + \overline{A}BC

\begin{array}{c|c|c|c|c}
  A & B & C & Out \\
  \hline
  0 & 0 & 0 & 1 \\
  0 & 1 & 1 & 1 \\
  1 & 0 & 1 & 1 \\
  1 & 1 & 1 & 1 \\
\end{array}

Out = B

Out = \overline{A} + B

Out = \overline{A}BC + \overline{A}B\overline{C} + ABC + \overline{A}BC

\begin{array}{c|c|c|c|c}
  A & B & C & Out \\
  \hline
  0 & 0 & 0 & 1 \\
  0 & 1 & 1 & 1 \\
  1 & 0 & 1 & 1 \\
  1 & 1 & 1 & 1 \\
\end{array}

Out = \overline{A} + B

Out = \overline{A}BC + \overline{A}B\overline{C} + ABC + \overline{A}BC + ABC

\begin{array}{c|c|c|c|c}
  A & B & C & Out \\
  \hline
  0 & 0 & 0 & 1 \\
  0 & 1 & 1 & 1 \\
  1 & 0 & 1 & 1 \\
  1 & 1 & 1 & 1 \\
\end{array}

Out = \overline{A} + \overline{C}
Output = \overline{ABC} + \overline{AB}C + ABC + AB

Output = \overline{AB} + BC + AC

Output = AB + BC + AC
Larger 4-variable Karnaugh maps

Out = $\overline{AB} \overline{CD}$ + $\overline{A}BCD$ + $\overline{AB} \overline{CD}$ + $\overline{AB} \overline{CD}$ + $\overline{ABC}D$ + $A \overline{BC}D$ + $AB \overline{CD}$ + $ABCD$

Out = $A \overline{BC}D$ + $A \overline{BC}D$ + $A \overline{BC}D$ + $\overline{A}BCD$ + $A \overline{BC}D$ + $ABCD$ + $ABC$ + $ABCD$ + $ABCD$

Out = $\overline{BD}$

Out = $B$
Contd.

Out = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + BCD + BCD + ABCD + ABD + ABCD

Out = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + BCD + ABD + ABCD

Out = \overline{B} + D

Out = \overline{BCD} + \overline{ABD} + ABCD
Contd.

\[
\text{Out} = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD}
\]

\[
\begin{array}{cccc}
A & B & C & D \\
00 & 01 & 11 & 10 \\
00 & \circ & \circ & \circ \\
01 & & & \\
11 & & & \\
10 & & & \\
\end{array}
\]

\[
\text{Out} = \overline{BCD} + \overline{ABD} + \overline{ABCD}
\]

\[
\begin{array}{cccc}
A & B & C & D \\
00 & 01 & 11 & 10 \\
00 & \circ & \circ & \circ \\
01 & \circ & \circ & \circ \\
11 & \circ & \circ & \circ \\
10 & \circ & \circ & \circ \\
\end{array}
\]

\[
\text{Out} = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD}
\]

\[
+ \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD}
\]

\[
\begin{array}{cccc}
A & B & C & D \\
00 & 01 & 11 & 10 \\
00 & \circ & \circ & \circ \\
01 & \circ & \circ & \circ \\
11 & \circ & \circ & \circ \\
10 & \circ & \circ & \circ \\
\end{array}
\]

\[
\text{Out} = \overline{BCD} + \overline{ABD} + \overline{ABCD} + \overline{ACD}
\]

\[
\text{Out} = \overline{ABC} + \overline{ABD} + \overline{ABC} + \overline{ABD}
\]
Contd.

\[ \text{Out} = \overline{ABCD} + \overline{ABC} + \overline{ABCD} + A\overline{BCD} + ABCD + \overline{ABCD} + A\overline{BCD} + \overline{ABCD} + \overline{ABCD} \]

\[ \text{Out} = \overline{AC} + \overline{AD} + B\overline{C} + BD \]

\[ \text{Out} = \overline{CD} + C + A\overline{B} \]

Simplification by Boolean Algebra

\[ \text{Out} = \overline{C} + ABCD \]

Applying rule \( A + \overline{A}B = A + B \) to the \( \overline{C} + ABCD \) term

\[ \text{Out} = \overline{C} + ABD \]

\[ \text{Out} = \overline{C} + ABD \]
Sigma Notation

\[ \text{Out} = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} \]

\[ f(A, B, C, D) = \sum m(0, 1, 3, 4, 5, 7, 12, 13, 15) \]

\[ f(A, B, C, D) = \overline{A} \overline{C} + \overline{A} \overline{D} + B \overline{C} + BD \]
Pi-Notation

\[ f(A, B, C, D) = \Pi M(2, 6, 8, 9, 10, 11, 14) \]

\[ f(A, B, C, D) = \overline{A + B} \left( \overline{C} + D \right) \]
Don't Care cells in the Karnaugh map

\[
\begin{align*}
L1 &= A + B + C \\
L2 &= A + B \\
L3 &= A + B \cdot C \\
L4 &= A \\
L5 &= A \cdot C
\end{align*}
\]
Problem

\[ f = \sum m (0,1,3,4,5,7,10,13) \]
\[ f = \sum m (1,2,3,5,6,7,8,12,13) \]
\[ f = \sum m (0,2,6,10,11,12,13) + d(3,4,5,14,15) \]
FLIP-FLOP
Sequential logic, unlike combinational logic is not only affected by the present inputs, but also, by the prior history.
R-S Flip-flop or R-S latch

<table>
<thead>
<tr>
<th>S</th>
<th>R</th>
<th>Q</th>
<th>$\bar{Q}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Gated S-R latch

<table>
<thead>
<tr>
<th>E</th>
<th>S</th>
<th>R</th>
<th>Q</th>
<th>(\overline{Q})</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\(Q\) and \(\overline{Q}\) represent the output states based on the input states (E, S, R).
D Flip-flop OR D latch

![D Flip-flop Diagram](image)

<table>
<thead>
<tr>
<th>E</th>
<th>D</th>
<th>Q</th>
<th>Q̅</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
D Flip-Flop Response

Regular D-latch response

Outputs respond to input (D) during these time periods
Edge-triggered Response

Positive edge-triggered D-latch response

D
E
Q
\bar{Q}

Outputs respond to input (D) only when enable signal transitions from low to high

Negative edge-triggered D-latch response

D
E
Q
\bar{Q}

Outputs respond to input (D) only when enable signal transitions from high to low
Edge trigger realization
Edge triggered RS flip-flop

![Diagram of Edge triggered RS flip-flop]

<table>
<thead>
<tr>
<th>C</th>
<th>S</th>
<th>R</th>
<th>Q</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
<td></td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
<td></td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
<td></td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
<td></td>
</tr>
</tbody>
</table>
J-K flip-flop

<table>
<thead>
<tr>
<th>C</th>
<th>J</th>
<th>K</th>
<th>Q</th>
<th>\bar{Q}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>toggle</td>
<td>toggle</td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>0</td>
<td>latch</td>
<td>latch</td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>1</td>
<td>latch</td>
<td>latch</td>
</tr>
</tbody>
</table>
Preset and Clear in flip-flops

Diagrams of various flip-flops showing preset and clear inputs.
Counters
Asynchronous counters
A different way of making a four-bit "up" counter
Up and Down counter

A simultaneous "up" and "down" counter

"Up" count sequence

\[
\begin{align*}
Q_0 & : 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\
Q_1 & : 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\
Q_2 & : 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\
Q_3 & : 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{align*}
\]

"Down" count sequence

\[
\begin{align*}
\overline{Q}_0 & : 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
\overline{Q}_1 & : 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\
\overline{Q}_2 & : 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
\overline{Q}_3 & : 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
\end{align*}
\]
Propagation delay in asynchronous counter

A four-bit "up" counter

Pulse diagram showing (exaggerated) propagation delays

Accumulated delay
Synchronous counters

A four-bit synchronous “up” counter

This flip-flop toggles on every clock pulse
This flip-flop toggles only if $Q_0$ is “high”
This flip-flop toggles only if $Q_0$ AND $Q_1$ are “high”
This flip-flop toggles only if $Q_0$ AND $Q_1$ AND $Q_2$ are “high”
Contd.

A four-bit synchronous “down” counter

This flip-flop toggles on every clock pulse

This flip-flop toggles only if \( Q_0 \) is "high"

This flip-flop toggles only if \( Q_0 \) AND \( Q_1 \) are "high"

This flip-flop toggles only if \( \overline{Q}_0 \) AND \( Q_1 \) AND \( \overline{Q}_2 \) are "high"
Application of counter
Problem

Application of counters?
Shift Register
Application

- Shift registers produce a discrete delay of a digital signal or waveform

- Very long shift registers served as digital memory
Shift Register Types

- Serial-in/serial-out
- Serial-in/parallel-out
- Parallel-in/serial-out
- Parallel-in/parallel-out
- Ring counter
Serial-in/serial-out

Serial-in, serial-out shift register with 4 stages
Parallel-in/serial-out

Parallel-in, serial-out shift register with 4 stages
Serial-in/parallel-out

Serial-in, parallel-out shift register with 4 stages

- Data in
- Clock
- Stage A
- Stage B
- Stage C
- Stage D
- Data out

Q_A, Q_B, Q_C, Q_D
Parallel-in/Parallel-out

Parallel-in, parallel-out shift register with 4 stages
Ring counter

Ring Counter, shift register output fed back to the input
Serial-in, Serial-out shift register

Serial-in, serial-out shift register using type “D” storage elements

Serial-in, serial-out shift register using type “JK” storage elements
Parallel-in serial out

Parallel-in/serial-out shift register showing parallel load path

Parallel-in/serial-out shift register showing shift path
Serial-in/parallel out

Serial-in/parallel out shift register details

Serial-in/parallel-out shift register waveforms
Problem

- Parallel-in parallel-out circuit?
Ring counter

Set one stage, clear three stages

Load 1000 into 4-stage ring counter and shift
Digital Storage
Why digital?

- The basic goal of digital memory is to provide a means to store binary data: sequences of 1's and 0's.
- The most evident advantage of digital data storage is the resistance to corruption.
  - Magnetization method of storage
- Digital data storage also complements digital computation technology.
Random access and sequential access

- Random access means that you can quickly and precisely address a specific data location within the device, and non-random (sequential) simply means that you cannot.

- Examples
  - A vinyl record platter is an example of a random-access device (CD’s also)
  - Cassette tape is sequential
Writing and Reading

- The process of storing a piece of data to a memory device is called **writing**.
- The process of retrieving data is called **reading**.
- **ROM (read only memory)** - Some devices do not allow for the writing of new data, and are purchased “pre-written”.
  - Example: vinyl records
- **Read-write memory** – Memories allow reading and writing.
  - Example: Cassette audio and video tape.
Memory with moving parts: "Drives"

- Paper tape
- Magnetic tape (sequential access, slow)
- Magnetic storage drives: drum type (motor, R/W coil)
- Floppy disk (not reliable)
- Hard drive
- Compact disk (CD)
  - Binary bits are "burned" into the aluminum as pits by a high-power laser
- Digital Video Disk (DVD)
Modern nonmechanical memory

- A very simple type of electronic memory is flip-flop
ROM-Read-only memory

- **PROMs** - Programmable Read-Only Memory
  The simplest type of ROM is that which uses tiny "fuses" which can be selectively blown or left alone to represent the two binary states.

- **EPROM** - Erasable Programmable Read-Only Memory
  - Electrically-erasable (EEPROM)
  - Ultraviolet-erasable (UV/EPROM)
Volatile and non-volatile memory

- Volatile memory loose its data when power goes off (e.g., RAM of computer)

- Non-Volatile memory retain data even without power (e.g., ROM, magnetic tapes)
Memory Address

- The location of this data within the storage device is typically called the *address*, in a manner reminiscent of the postal service.
  - the address in which certain data is stored can be called up by means of parallel data lines in a digital circuit
  - data is addressed in terms of an actual physical location on the surface of some type of media (e.g. *tracks* and *sectors* of circular computer disks)
Memory Array

For more storage, many latches arranged in a form of array where we can selectively address which one is reading from or writing to.
Memory Size

- Number of bits
- Generally memory size represented in bytes (1 byte = 8 bits)
  - Example
    - 1.6 Gigabytes = 12.8 Giga bits
  - "One kilobyte" = 1024 bytes (2 to the power of 10) locations for data bytes (rather than exactly 1000)
  - "64 kbyte" memory device actually holds 65,536 bytes of data (2 to the 16th power)
Digital computer

Main components
- CPU: central procession unit
- Memory
- Input output device
Microprocessor or CPU

- It fetches instruction from the memory and performs specified tasks.
- It stores results in the memory or sends results to the output device.
- It controls with memory and input/output devices.

Diagram:
- ALU
  - Accumulator
  - General purpose registers
- Timing and Control Unit
Sections of CPU

- **Arithmetic and logic unit** - to perform arithmetic operations such as addition and subtractions, logical operation (AND, OR, etc.)

- **Timing and control unit** - control entire operation of a computer. It acts as a brain. It also control all other devices connected to CPU

- **General purpose registers** - for temporary storage of data and intermediate results while computer is making execution of program

- **Accumulator** - It is a register which contain one the operands and store results of most arithmetic and logical operations
Electrical Theorem and Components
Thevenin's Theorem

- Thevenin's Theorem is a way to reduce a network to an equivalent circuit composed of a single voltage source, series resistance, and series load.

- Useful in analyzing power systems and other circuits where one particular resistor in the circuit (called the "load" resistor) is subject to change, and recalculation of the circuit is necessary with each trial value of load resistance, to determine voltage across it and current through it.
Steps to follow for Thevenin's Theorem

1. Find the Thevenin source voltage by removing the load resistor from the original circuit and calculating voltage across the open connection points where the load resistor used to be.

Designate R2 as the "load" resistor

Determining voltage and current across R2
Contd.

![Electronics Circuit Diagram]

**Thevenin Equivalent Circuit**

- **$E_{Thevenin}$**: 11.2 V
- **$R_{Thevenin}$**: 1 Ω
- **$R_2$**: 2 Ω
- **Load**: (Load)

<table>
<thead>
<tr>
<th></th>
<th>$R_1$</th>
<th>$R_3$</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>16.8</td>
<td>4.2</td>
<td>21</td>
</tr>
<tr>
<td>I</td>
<td>4.2</td>
<td>4.2</td>
<td>4.2</td>
</tr>
<tr>
<td>R</td>
<td>4</td>
<td>1</td>
<td>5</td>
</tr>
</tbody>
</table>
2. Find the Thevenin resistance by removing all power sources in the original circuit (voltage sources shorted and current sources open) and calculating total resistance between the open connection points.
3. Draw the Thevenin equivalent circuit, with the Thevenin voltage source in series with the Thevenin resistance. The load resistor re-attaches between the two open points of the equivalent circuit.

4. Analyze voltage and current for the load resistor following the rules for series circuits.
Norton's Theorem

- Norton's Theorem is a way to reduce a network to an equivalent circuit composed of a single current source, parallel resistance, and parallel load.

- Useful in analyzing power systems and other circuits where one particular resistor in the circuit (called the "load" resistor) is subject to change, and re-calculation of the circuit is necessary with each trial value of load resistance, to determine voltage across it and current through it.
Steps to follow for Norton's Theorem

1. Find the Norton source current by removing the load resistor from the original circuit and calculating current through a short (wire) jumping across the open connection points where the load resistor used to be.

   Designate R2 as the "load" resistor

   Determining voltage and current across R2
Contd.

Norton Equivalent Circuit

\[ I_{\text{Norton}} = 14 \text{ A} \]

\[ R_{\text{Norton}} = 2 \Omega \]

\[ R_2 \text{ (Load)} \]

\[ I_{\text{short}} = I_{R1} + I_{R2} \]
2. Find the Norton resistance by removing all power sources in the original circuit (voltage sources shorted and current sources open) and calculating total resistance between the open connection points.
3. Draw the Norton equivalent circuit, with the Norton current source in parallel with the Norton resistance. The load resistor re-attaches between the two open points of the equivalent circuit.

4. Analyze voltage and current for the load resistor following the rules for parallel circuits.
Thevenin-Norton equivalencies

Thevenin Equivalent Circuit

\[ R_{\text{Thevenin}} = 0.8 \, \Omega \]

\[ E_{\text{Thevenin}} = 11.2 \, V \]

Norton Equivalent Circuit

\[ I_{\text{Norton}} = 14 \, A \]

\[ R_{\text{Norton}} = 0.8 \, \Omega \]

\[ R_2 = 2 \, \Omega \]

\[ (\text{Load}) \]

\[ R_{\text{Thevenin}} = R_{\text{Norton}} \]

\[ E_{\text{Thevenin}} = I_{\text{Norton}} R_{\text{Norton}} \]

\[ I_{\text{Norton}} = \frac{E_{\text{Thevenin}}}{R_{\text{Thevenin}}} \]
Electrical Components
Capacitor

- The ability of a capacitor to store energy in the form of an electric field is called *capacitance*. It is measured in the unit of the *Farad* (F).
- Capacitors used to be commonly known by another term: *condenser*.
- Capacitors react against changes in voltage.
- When a capacitor is faced with an increasing voltage, it acts as a *load*: drawing current as it absorbs energy.
- When a capacitor is faced with a decreasing voltage, it acts as a *source*: supplying current as it releases stored energy.
Capacitors and calculus

\[ i = C \frac{dv}{dt} \]

Where,
- \( i \) = Instantaneous current through the capacitor
- \( C \) = Capacitance in Farads
- \( \frac{dv}{dt} \) = Instantaneous rate of voltage change (volts per second)

Ammeter (zero-center)

Capacitor voltage

- Capacitor voltage \( E_C \)
- Time

Potentiometer wiper not moving

Capacitor current

- Capacitor current \( I_C \)
- Time
Contd.

Potentiometer wiper moving slowly in the "up" direction

Steady current

Increasing voltage

Capacitor voltage $E_C$

Time

Voltage change

Potentiometer wiper moving slowly "up"

Capacitor current $I_C$

Time

Potentiometer wiper moving quickly in the "up" direction

(greater) Steady current

(faster) Increasing voltage

Capacitor voltage $E_C$

Time

Voltage change

Potentiometer wiper moving quickly "up"

Capacitor current $I_C$

Time
Contd.

Potentiometer wiper moving “up” at different rates

Potentiometer wiper moving in the “down” direction

Decreasing voltage
Factors affecting capacitance

\[ C = \frac{\varepsilon A}{d} \]

Where,

- \( C \) = Capacitance in Farads
- \( \varepsilon \) = Permittivity of dielectric (absolute, not relative)
- \( A \) = Area of plate overlap in square meters
- \( d \) = Distance between plates in meters

- **PLATE AREA**
- **PLATE SPACING**
- **DIELECTRIC MATERIAL**
Series and parallel capacitors

**Series Capacitances**

\[ C_{\text{total}} = \frac{1}{\frac{1}{C_1} + \frac{1}{C_2} + \ldots + \frac{1}{C_n}} \]

**Parallel Capacitances**

\[ C_{\text{total}} = C_1 + C_2 + \ldots + C_n \]
Practical considerations

- Working voltage
- Polarity
- Equivalent circuit
- Physical Size
Inductors

- The ability of an inductor to store energy in the form of a magnetic field is called *inductance*. It is measured in the unit of the *Henry* (H).
- Inductors used to be commonly known by another term: *choke*. In large power applications, they are sometimes referred to as *reactors*.
- Inductors react against changes in current by dropping voltage in the polarity necessary to oppose the change.
- When an inductor is faced with an increasing current, it acts as a load.
- When an inductor is faced with a decreasing current, it acts as a source.
Inductors and calculus

“Ohm’s Law” for an inductor

\[ v = L \frac{di}{dt} \]

Where,

- \( v \) = Instantaneous voltage across the inductor
- \( L \) = Inductance in Henrys
- \( \frac{di}{dt} \) = Instantaneous rate of current change (amps per second)

---

Potentiometer wiper not moving

Inductor current \( I_L \)

Inductor voltage \( E_L \)
Contd.

**Potentiometer wiper moving slowly in the “up” direction**

- **Steady voltage**
- **Increasing current**

**Graph:**
- **Inductor current** $I_L$
- **Inductor voltage** $E_i$
- **Time**
- **Current change**

*Potentiometer wiper moving slowly “up”*
Contd.

**Inductor current \( I_L \)**

**Inductor voltage \( E_L \)**

*Potentiometer wiper moving "up" at different rates*

*Potentiometer wiper moving in the "down" direction*

*Decreasing current*
Factors affecting inductance

- TURNS IN THE COIL
- COIL AREA
- COIL LENGTH
- CORE MATERIAL

\[ L = \frac{N^2 \mu A}{l} \]

Where,
- \( L \) = Inductance of coil in Henrys
- \( N \) = Number of turns in wire coil (straight wire = 1)
- \( \mu \) = Permeability of core material (absolute, not relative)
- \( A \) = Area of coil in square meters
- \( l \) = Average length of coil in meters
Series and parallel inductors

**Series Inductances**

\[ L_{\text{total}} = L_1 + L_2 + \ldots + L_n \]

**Parallel Inductances**

\[ L_{\text{total}} = \frac{1}{\frac{1}{L_1} + \frac{1}{L_2} + \ldots + \frac{1}{L_n}} \]
Practical considerations

- Rated current
- Equivalent circuit
- Inductor size
- Interference
Analog Electronics
References


Diodes
n-type semiconductor

**Legends:**
- Free electron (Negative Charge)
- Hole (Positive Charge)
- Immobile ion (Positive Charge)
p-type semiconductor

Legends:
- Hole (Positive Charge)
- Electron (Negative Charge)
- Immobile ion (Negative Charge)
p-n junction

- **P-type**
- **N-type**

**Depletion region**
p-n junction forward biased

![Diagram of p-n junction forward biased](image)

- **P-type** region
- **N-type** region
- Depletion region
p-n junction reverse biased
Introduction

Diode operation

Current permitted
Diode is forward-biased

Current prohibited
Diode is reverse-biased

Anode Cathode

Schematic symbol

Real component appearance

Stripes marks cathode

Flow permitted

Hydraulic check valve

Flow permitted
Contd.

\[ I_D = I_S \left( e^{\frac{qV}{NkT}} - 1 \right) \]

- \( I_D \) --- diode current
- \( I_S \) --- saturation current
- \( e \) --- Euler’s Constant (2.71828….)
- \( q \) --- Charge of electron (1.6 \( \cdot \) \( 10^{-19} \) As)
- \( V \) --- Voltage across the diode
- \( N \) --- “Non-ideality” coefficient (typ. between 1 and 2)
- \( k \) --- Boltzmann’s constant (1.38 \( \cdot \) \( 10^{-23} \) )
- \( T \) --- Junction temperature in kelvin

\[ I_D = I_S \left( e^{V_D / 0.026} - 1 \right) \]
Example

Forward-biased

6 V

Reverse-biased

6 V

0.7 V

5.3 V

6.0 V

0.0 V

0.0 V
Summary

- A diode is an electrical component acting as a one-way valve for current.
- When voltage is applied across a diode in such a way that the diode allows current, the diode is said to be forward-biased.
- When voltage is applied across a diode in such a way that the diode prohibits current, the diode is said to be reverse-biased.
- The voltage dropped across a conducting, forward-biased diode is called the forward voltage. Forward voltage for a diode varies only slightly for changes in forward current and temperature, and is fixed principally by the chemical composition of the P-N junction.
- Silicon diodes have a forward voltage of approximately 0.7 volts.
- Germanium diodes have a forward voltage of approximately 0.3 volts.
- The maximum reverse-bias voltage that a diode can withstand without "breaking down" is called the Peak Inverse Voltage, or PIV rating.
Meter check of a diode

- Connected one way across the diode, the meter should show a very low resistance.
- Connected the other way across the diode, it should show a very high resistance ("OL" on some digital meter models)
Problem

- Find out Application of Diodes
Rectifier Circuits

Rectification is the conversion of alternating current (AC) to direct current (DC).

- A half-wave rectifier is a circuit that allows only one half-cycle of the AC voltage waveform to be applied to the load, resulting in one non-alternating polarity across it. The resulting DC delivered to the load "pulsates" significantly.

- A full-wave rectifier is a circuit that converts both half-cycles of the AC voltage waveform to an unbroken series of voltage pulses of the same polarity. The resulting DC delivered to the load doesn't "pulsate" as much.
Half-wave Rectifier

Half-wave rectifier circuit

AC Voltage source

Load

Bright

Dim
Full-wave Rectifier

Full-wave rectifier circuit (center-tap design)
Full wave bridge rectifier

Full-wave rectifier circuit (bridge design)
Diode ratings

In addition to forward voltage drop (Vf) and peak inverse voltage (PIV), there are many other ratings of diodes

- **Maximum DC reverse voltage** = $V_R$ or $V_{DC}$ The maximum amount of voltage the diode can withstand in reverse-bias mode on a continual basis. Ideally, this figure would be infinite.

- **Maximum reverse current** = $I_R$ the amount of current through the diode in reverse-bias operation, with the maximum rated inverse voltage applied ($V_{DC}$). Sometimes referred to as *leakage current*. Ideally, this figure would be zero, as a perfect diode would block all current when reverse-biased. In reality, it is very small compared to the maximum forward current.
Contd.

- **Maximum (average) forward current** = $I_{F(AV)}$ The maximum average amount of current the diode is able to conduct in forward bias mode. *This is fundamentally a thermal limitation:* how much heat can the PN junction handle, given that dissipation power is equal to current ($I$) multiplied by voltage ($V$ or $E$) and forward voltage is dependent upon both current and junction temperature. Ideally, this figure would be infinite.

- **Maximum (peak or surge) forward current** = $I_{FSM}$ or $i_{f(surge)}$ The maximum peak amount of current the diode is able to conduct in forward bias mode. Again, *this rating is limited by the diode junction's thermal capacity*, and is usually much higher than the average current rating due to thermal inertia (the fact that it takes a finite amount of time for the diode to reach maximum temperature for a given current). Ideally, this figure would be infinite.
Maximum total dissipation = $P_D$ The amount of power (in watts) allowable for the diode to dissipate, given the dissipation ($P=IE$) of diode current multiplied by diode voltage drop, and also the dissipation ($P=I^2R$) of diode current squared multiplied by bulk resistance. **Fundamentally limited by the diode's thermal capacity** (ability to tolerate high temperatures).

Operating junction temperature = $T_J$ The maximum allowable temperature for the diode's PN junction, usually given in degrees Celsius ($^\circ$C). Heat is the "Achilles' heel" of semiconductor devices: they must be kept cool to function properly and give long service life.
Contd.

- **Typical junction capacitance** = $C_j$ the typical amount of capacitance intrinsic to the junction, due to the depletion region acting as a dielectric separating the anode and cathode connections. This is usually a very small figure, measured in the range of picofarads (pF).

- **Reverse recovery time** = $t_{rr}$ the amount of time it takes for a diode to "turn off" when the voltage across it alternates from forward-bias to reverse-bias polarity. Ideally, this figure would be zero.
Power Supply

AC mains → Transformer → Rectifier → Filter → Regulator → Regulated dc output
Need of Filter

- Full-wave rectifier output is not smooth, it has lot of ripples.
- In order to minimize these ripples, a filter is required to smooth the output of full wave rectifier.
Shunt Capacitor Filter

- Shunt capacitor is simplest and cheapest type filter
- Connect a large value of capacitor across load
- Block DC, allow AC to follow
- Rate of discharge depends on $R_L C$
- Large $C$ give less ripples
- Upper limit of $C$ depends on current handling rating of diodes

![Diagram of Shunt Capacitor Filter](image)
Conduction angle of diode

\[ \frac{V_o}{V_m} \]

\( \omega t \)

\[ V_{dc} \]

\( o \)

\( E \)
Ripple voltage

\[ V = \frac{Q}{C} \]
\[ V_1 = \frac{Q_1}{C} \]
\[ V_2 = \frac{Q_2}{C} \]
\[ V_1 - V_2 = \frac{Q_1 - Q_2}{C} \]

\[ \frac{V_1 - V_2}{T_1 - T_2} = \frac{Q_1 - Q_2}{C(T_1 - T_2)} \]
\[ \frac{V_1 - V_2}{T} = \frac{Q_1 - Q_2}{CT} \]
\[ \frac{V_1 - V_2}{T} = \frac{I}{C} \]

\[ V_{\text{rip}} = \frac{I}{fC} \]

\[ V_{\text{dc}} = V_{2(\text{peak})} - \frac{V_{\text{rip}}}{2} \]

- \( V_{\text{rip}} \): peak-to-peak ripple voltage
- \( I \): dc load current
- \( f \): ripple frequency
- \( C \): capacitance
- \( V_{\text{dc}} \): dc voltage
- \( V_{2(\text{peak})} \): output voltage peak
Problem

Load current = 10 mA
Capacitance= 470 µF
Line frequency = 50 Hz

Find ripple voltage of full wave rectifier and half wave rectifier
Need of Regulator

- Output of filter also have some ripples, to make it more smooth, regulator is required.

- Zener diode is one of the simplest type of regulator
Zener diodes

Diode $V_{breakdown} = 100\,V$

0.7 V

100 V

50 V

150 V

7.0 V

Diode $V_{breakdown} = 100\,V$
A zener diode with a power rating of 0.5 watt would be adequate, as would a resistor rated for 1.5 or 2 watts of dissipation.
\[ P_{\text{resistor}} = (324 \mu A)(32.4 V) \]
\[ P_{\text{resistor}} = 10.498 mW \]
\[ P_{\text{diode}} = (324 \mu A)(12.6 V) \]
\[ P_{\text{diode}} = 4.0824 mW \]
Contd.

\[\begin{align*}
45\,\text{V} & \quad \rightarrow \quad 32.4\,\text{mA} \\
32.4\,\text{mA} & \quad \rightarrow \quad 1\,\text{KΩ} \\
1\,\text{KΩ} & \quad \rightarrow \quad 7.2\,\text{mA} \\
7.2\,\text{mA} & \quad \rightarrow \quad 25.2\,\text{mA} \\
25.2\,\text{mA} & \quad \rightarrow \quad 45\,\text{V} \\
\end{align*}\]

\[\begin{align*}
44.776\,\text{V} & \quad \rightarrow \quad 100\,\text{KΩ} \\
100\,\text{KΩ} & \quad \rightarrow \quad 447.76\,\text{µA} \\
447.76\,\text{µA} & \quad \rightarrow \quad 224\,\text{mV} \\
224\,\text{mV} & \quad \rightarrow \quad 500\,\text{Ω} \\
500\,\text{Ω} & \quad \rightarrow \quad 447.76\,\text{µA} \\
447.76\,\text{µA} & \quad \rightarrow \quad 45\,\text{V} \\
\end{align*}\]
Schottky diodes

- **Schottky diodes** are constructed of a *metal-to-N junction* rather than a P-N semiconductor junction.
- Schottky diodes are characterized by fast switching times (low reverse-recovery time), low forward voltage drop (typically 0.25 to 0.4 volts for a metal-silicon junction), and low junction capacitance. This makes them well suited for high-frequency applications.
- In terms of forward voltage drop ($V_F$), reverse-recovery time ($t_{rr}$), and junction capacitance ($C_J$), Schottky diodes are closer to ideal than the average "rectifying" diode. Unfortunately, though, **Schottky diodes typically have lower forward current ($I_F$) and reverse voltage ($V_{RRM}$ and $V_{DC}$) ratings** than rectifying diodes and are thus unsuitable for applications involving substantial amounts of power.
Tunnel diodes

- **Tunnel diodes exploit a strange quantum phenomenon** called *resonant tunneling* to provide interesting forward-bias characteristics **having peak current** \((I_p)\) **Valley current** \((I_v)\).

- Able to **transition between peak and valley current levels very quickly**, "switching" between high and low states of conduction much faster than even Schottky diodes.

- Tunnel diode characteristics are also **relatively unaffected by changes in temperature**.
Light-emitting diodes

- Some semiconductor junctions, composed of special chemical combinations, emit radiant energy within the spectrum of visible light as the electrons transition in energy levels.
- Simply put, these junctions glow when forward biased. A diode intentionally designed to glow like a lamp is called a light-emitting diode, or LED.
- Diodes made from a combination of the elements gallium, arsenic, and phosphorus (called gallium-arsenide-phosphide) glow bright red, and are some of the most common LEDs manufactured.
Varactor Diode

- It is **operated reverse-biased** so no current flows through it, but since the *width of the depletion region varies with the applied bias voltage*, the capacitance of the diode can be made to vary.

- Varactors are commonly **used in voltage-controlled oscillators**
Limiter

Limiter removes signal voltage above and below a specified level

- Useful for signal shaping, circuit protection etc.
- Use of small signal diode at high frequency.
Positive Limiter

\[ +V_p \]

\[ -V_p \]
Biased limiter
Combination limiter

\[ V_1 + 0.7 \]
\[ -V_2 - 0.7 \]
Circuit protection limiter

\[ V_{in} \rightarrow 1\,\text{K}\Omega \rightarrow V_{out} \]

\[ V_{in} \rightarrow 2\,\text{K}\Omega \rightarrow V_{out} \]

1N914

+5 V
Transistors
Introduction

- The invention of the bipolar transistor in 1948 ushered in a revolution in electronics.
- Bipolar transistors consist of either a P-N-P or an N-P-N semiconductor "sandwich" structure.
- The three leads of a bipolar transistor are called the Emitter, Base, and Collector.
- Difference between PNP and NPN transistor is the proper biasing of junctions. Current directions and voltage polarities for each type of transistor are exactly opposite.
## Transistor Mode of Operation

<table>
<thead>
<tr>
<th>Condition</th>
<th>Emitter junction</th>
<th>Collector junction</th>
<th>Region of operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>FR</td>
<td>Forward-biased</td>
<td>Reverse-biased</td>
<td>Active</td>
</tr>
<tr>
<td>FF</td>
<td>Forward-biased</td>
<td>Forward-biased</td>
<td>Saturation</td>
</tr>
<tr>
<td>RR</td>
<td>Reverse-biased</td>
<td>Reverse-biased</td>
<td>Cutoff</td>
</tr>
<tr>
<td>RF</td>
<td>Reverse-biased</td>
<td>Forward-biased</td>
<td>Inverted</td>
</tr>
</tbody>
</table>

### Biasing an NPN transistor for active operation

![Diagram of NPN transistor with biasing conditions]
Only emitter junction forward biased

- Larger current flow
- ~99% of total current carried by electrons (moving from emitter to base)
- Emitter current and base current very large ($I_E = I_B$), $I_C = 0$
Only collector junction reverse biased

- Very small current flow (minority carrier current temperature dependent current) called collector leakage current $I_{CBO}$
- $I_{CBO}$ signifies current between collector and base when third terminal (emitter) is open
Surprising action of transistor

If emitter junction forward biased and collector junction reverse biased

- **Expectation**
  - Both emitter and base current to be large and collector current very small

- **Reality**
  - Emitter current is large as expected, but base current turns out to be very small and collector current turns out to be large
Working of transistor

- Ratio of no. of electrons arriving at collector to no. of emitted electrons is known as base transportation factor (typically ~ 0.99)
- No. of electrons (like 3) and holes (like 7) crossing the E-B junction is much more than the no. of electrons (like 5) and holes (like 8) crossing the C-B junction. The difference of these two currents is base current.
Collector current is less than emitter current
- A part or emitter current consists of holes that do not contribute to collector current
- Not all the electrons injected into the base are successful in reaching collector.

Ratio of collector current to emitter current is typically 0.99 denoted by $\alpha_{dc}$

Collector current made up of two parts
- Fraction of emitter current which reaches the collector
- Reverse leakage current $I_{CO}$

$$I_C = \alpha_{dc} I_E + I_{CO}$$

Total current equation
$$I_E = I_C + I_B$$
Problem

- An NPN transistor has $\alpha_{dc} = 0.98$ and a collector leakage current of 1 uA. Calculate the collector and base current, when emitter current is 1 mA.
Transistor amplifying action

\[ I_e = \frac{20 \times 10^{-3}}{40} = 0.5 mA \]

\[ I_c \approx I_e = 0.5 mA \]

\[ V_O = I_c R_L = (0.5 \times 10^{-3}) \times (5 \times 10^3) = 2.5V \]

\[ A_v = \frac{V_O}{V_s} = \frac{2.5}{20 \times 10^{-3}} = 125 \]

Transfer + resistor = transistor
Different configurations of transistor

- Figure shows three configuration from ac point of view.
- In all configurations, emitter-base junction is always forward-biased and collector base junction is always reverse-biased.
Transistor characteristics

Static characteristic curves to relate current and voltage in a transistor.

- Input characteristic
- Output characteristic
Common-Base Input characteristics

\[ r_i = \frac{\Delta v_{EB}}{\Delta i_E} \bigg| V_{CB} = \text{Const} \]
Common-Base output characteristics

- High output resistance – can be good current source
- Saturation region - collector current not remain same with change in emitter current
- Cut-off region- collector current is not zero even emitter current is zero due to leakage current $I_{CB0}$ OR $I_{CO}$

$$r_o = \frac{\Delta v_{CB}}{\Delta i_c} \bigg|_{I_E = \text{Const.}}$$

$$h_{fb} \text{ or } \alpha = \frac{\Delta i_c}{\Delta i_E} \bigg|_{V_{CB} = \text{Const.}}$$
Summary of C-B characteristics

- Current gain slightly less than unity (~0.98)
- Dynamic input resistance very low (~ 20 ohm)
- Dynamic output resistance very high (~ 1 M ohm)
- Leakage current very low (~ 0.02 uA for Si transistor)
C-E Configuration

Mostly work in active region

\[ I_C = \alpha_{dc} (I_C + I_B) + I_{CBO} \]

\[ (1 - \alpha_{dc}) I_C = \alpha_{dc} I_B + I_{CBO} \]

\[ I_C = \frac{\alpha_{dc}}{1 - \alpha_{dc}} I_B + \frac{1}{1 - \alpha_{dc}} I_{CBO} \]

\[ \beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}} \]

\[ I_{CEO} = \frac{I_{CBO}}{1 - \alpha_{dc}} \]

\[ I_C = \beta_{dc} I_B + I_{CEO} \]
Contd.

\[
\beta_{dc} = \frac{\alpha_{dc}}{1 - \alpha_{dc}}
\]

\[
\beta_{dc} - \beta_{dc} \alpha_{dc} = \alpha_{dc}
\]

\[
\beta_{dc} = \alpha_{dc} (1 + \beta_{dc})
\]

\[
\alpha_{dc} = \frac{\beta_{dc}}{\beta_{dc} + 1}
\]

\[
I_E = I_C + I_B
\]

\[
\Delta i_E = \Delta i_C + \Delta i_B
\]

\[
\frac{\Delta i_E}{\Delta i_C} = 1 + \frac{\Delta i_B}{\Delta i_C}
\]

\[
\frac{1}{\alpha} = 1 + \frac{1}{\beta}
\]

\[
\beta = \frac{\alpha}{1 - \alpha}
\]
C-E input characteristics

\[ r_i = \frac{\Delta V_{BE}}{\Delta I_B} \bigg| V_{CE} = \text{Const.} \]
C-E output characteristics

- Current gain increase with Vce
- Small base current produce large change in collector current
- Large leakage current $I_{CEO}$
Comparison between CB and CE

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Common - base Configuration</th>
<th>Common - emitter Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Input dynamic resistance</td>
<td>Very low (20 Ω)</td>
<td>Low (1 kΩ)</td>
</tr>
<tr>
<td>2. Output dynamic resistance</td>
<td>Very high (1 MΩ)</td>
<td>High (10 kΩ)</td>
</tr>
<tr>
<td>3. Current gain</td>
<td>Less than unity (0.98)</td>
<td>High (100)</td>
</tr>
<tr>
<td>4. Leakage current</td>
<td>Very small (5 µA for Ge, 1 µA for Si)</td>
<td>Very large (500 µA for Ge, 20 µA for Si)</td>
</tr>
</tbody>
</table>

Leakage current lead to Thermal Runway
Problems

- When emitter current of transistor changed by 1mA, its collector current changed by 0.995 mA. Calculate
  - CB current gain
  - CE current gain

- The DC current gain of a transistor in CE configuration is 100. Find DC current gain in CB configuration.
Why CE configuration widely used

- A good amplifier stage is one which has high input resistance and low output resistance
- Current gain is more in CE configuration
Common-collector configuration

Emitter current as a function of base current

\[ I_E = I_B + I_C \]
\[ I_C = \alpha_{dc} I_E + I_{CBO} \]
Contd.

\[ I_E = I_B + \alpha_{dc} I_E + I_{CBO} \]

\[ (1-\alpha_{dc}) I_E = I_B + I_{CBO} \]

\[ I_E = \frac{1}{1-\alpha_{dc}} I_B + \frac{1}{1-\alpha_{dc}} I_{CBO} \]

\[ \frac{1}{1-\alpha_{dc}} = \beta_{dc} + 1 \]

\[ I_E = (\beta_{dc} + 1) I_B + (\beta_{dc} + 1) I_{CBO} \]

\[ I_E = (\beta_{dc} + 1) I_B \]

\[ \frac{I_E}{I_B} = (\beta_{dc} + 1) \]
CC characteristics

- High input resistance (~ 150 k ohm)
- Low output resistance (~ 800 ohm)
- High current gain (~100)
- Low voltage gain (less than unity)
Transistor data sheet

Important parameters

- Maximum power dissipation
- Maximum allowable voltage
- Current gain
- Max frequency of operation
Basic CE amplifier circuit
DC load line

\[ V_{CC} = I_C R_C + V_{CE} \]

\[ I_C = -\left( -\frac{1}{R_C} \right) V_{CE} + \frac{V_{CC}}{R_C} \]

\[ y = mx + c \]

(i) \( V_{CE} = V_{CC}; \quad I_C = 0 \)

(ii) \( V_{CE} = 0; \quad I_C = \frac{V_{CC}}{R_C} \)
Amplification and Q-point

(i) Current gain, $A_i = \frac{\Delta i_C}{\Delta i_B} = \frac{(7.3 - 4.8) \times 10^{-3}}{(60 - 40) \times 10^{-6}} = 125$

(ii) Voltage gain, $A_v = \frac{\Delta v_{CE}}{\Delta v_{BE}} = \frac{7.1 - 4.9}{20 \times 10^{-3}} = 110$

(iii) Power gain, $= \frac{Output \ ac \ power}{Input \ ac \ power} = \frac{I_C V_{ce}}{I_B V_{be}}$

$= A_i \times A_v = 125 \times 110 = 13750$
Selection of Q-point
Logic Gate Using Transistor
Current regulator

- Transistors function as current regulators by allowing a small current to control a larger current. The amount of current allowed between collector and emitter is primarily determined by the amount of current moving between base and emitter.

- In order for a transistor to properly function as a current regulator, the controlling (base) current and the controlled (collector) currents must be going in the proper directions: meshing additively at the emitter and going against the emitter arrow symbol.

\[ \text{Small, Controlling Current} \quad = \quad \text{large, Controlled Current} \]
Transistor as a switch

- Transistor's collector current is proportionally limited by its base current, it can be used as a sort of current-controlled switch. A relatively small flow of electrons sent through the base of the transistor has the ability to exert control over a much larger flow of electrons through the collector.
- When a transistor has zero current through it, it is said to be in a state of **cutoff**.
- When a transistor has maximum current through it, it is said to be in a state of **saturation**.
Inverter

\[ I_B = \frac{V_{in} - V_{BE}}{R_B} \]

\[ I_C = \beta_{dc} I_B \]

\[ V_{out} = V_{CC} - I_C R_C \]

0 input = open switch = output 1
1 input = close circuit = output 0
OR Gate

![OR Gate Diagram](image)
AND Gate

\[ \text{Diagram of AND Gate} \]

- Inputs: A, B
- Outputs: C
- Transistors: Q₁, Q₂, Q₃

\[ +V_{cc} \]

Rajesh Gupta
NAND Gate
XOR Gate
Transistor Biasing Circuit
Stabilization of Q-point

Requirement of biasing circuit

- Operating point in the centre of active region
- Stabilization of collector current against temperature variations
- Making operating point independent of transistor parameters

Different biasing techniques used for achieving these points

Temperature continues to increase

Temperature continues to increase

$T \uparrow \uparrow T$

$I_{CEO} \uparrow$

$I_{CBO} \uparrow$

$I_C \uparrow$
Fixed Bias

\[ I_B = \frac{V_{BB} - V_{BE}}{R_B} \]

\[ I_C = \beta I_B + I_{CEO} \]

\[ V_{CC} = I_C R_C + V_{CE} \]

\[ I_C \leq \frac{V_{CC}}{R_c} \]

\[ I_{C(Sat)} = \frac{V_{CC}}{R_c} \]
Steps for calculating Q-point in fixed bias

1. Calculate base voltage, in case $V_{BE}$ is known, use more accurate calculation.

2. Calculate collector current from base current, make sure its not greater than $I_{c(sat)}$

3. Calculate collector-emitter voltage
Problem

- Calculate the Q-point for the circuit given in figure

![Circuit Diagram]

\[ V_{cc} = 9V \]

\[ R_B = 300 \, \text{k\Omega} \]

\[ R_C = 2 \, \text{k\Omega} \]

\[ \beta = 50 \]
Problem

- Calculate
  - Q-point in circuit. Given $R_C=1 \text{ k ohm}$ and $R_B=100 \text{ k ohm}$
  - If transistor is replaced by another unit of beta=150 instead of 60. Determine its new Q-point.
Assignment (1 Mark)

In a given circuit, a supply of 6 V and a load resistance of 1 k ohm is used.

- Find the value of resistance $R_B$ so that a germanium transistor with $\beta=20$ and $I_{CBO}=2\mu A$ draws an $I_C$ of 1 mA.

- What $I_C$ is drawn if the transistor parameters change to $\beta=25$ and $I_{CBO}=10\mu A$ due to rise in temperature?
Fixed bias features

Advantages

- Very simple
- Very few components
- Easy to fix Q point by changing $R_B$

Limitations

- Thermal runaway
- Strongly β dependent Q-point
Collector to base bias circuit

\[
V_{CC} = R_C (I_C + I_B) + I_B R_B + V_{BE}
\]

\[
V_{CC} = R_C I_C + (R_C + R_B) I_B + V_{BE}
\]

\[
I_B = \frac{(V_{CC} - I_C R_C) - V_{BE}}{R_C + R_B}
\]

\[
I_B = \frac{V_{CE} - V_{BE}}{R_C + R_B}
\]

Rising tendency is checked
Contd.

\[
V_{CC} = R_C \beta I_B + (R_C + R_B)I_B + V_{BE}
\]

\[
V_{CC} = V_{BE} + [R_B + (\beta + 1)R_C]I_B
\]

\[
I_B \approx \frac{V_{cc}}{(R_B + \beta R_C)}
\]

\[
V_{CC} - (I_B + I_C)R_C - V_{CE} = 0
\]

\[
V_{CE} = V_{CC} - (I_C + I_B)R_C \approx V_{CC} - I_C R_C
\]

Shift in Q-point due to change in \( \beta \) is not much as it occurs in case of fixed bias.
Features of collector to base bias circuit

Advantages
- Check thermal runway
- Q-point less dependent on $\beta$ value

Limitations
- Base resistance also provide AC feedback, that reduce voltage gain
Problem

Calculate the minimum and maximum collector current in the given circuit, if $\beta$ varied within the limit indicated.
Bias circuit with emitter resistance

\[ V_{CC} = R_B I_B + V_{BE} + I_E R_E \]

\[ I_B \approx \frac{(V_{CC} - I_E R_E) - V_{BE}}{R_B} \]

Rising tendency is checked
Contd.

\[ V_{CC} = I_B R_B + V_{BE} + (\beta + 1) I_B R_E \]

\[ I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E} \approx \frac{V_{CC}}{R_B + \beta R_E} \]

\[ I_C = \beta I_B = \frac{\beta V_{CC}}{R_B + \beta R_E} = \frac{V_{CC}}{R_E + (R_B / \beta)} \]

\[ V_{CC} = I_C R_C + V_{CE} + I_E R_E \]

\[ V_{CE} = V_{CC} - (R_C + R_E) I_C \]
Features of bias circuit with emitter resistance

Advantages
- Provide good stabilization of Q-point against temperature and $\beta$ variation

Limitations
- Emitter resistance provide a feedback causes reduction in voltage gain.
- For getting very good stabilization

$$R_E \gg \frac{R_B}{\beta}$$
- For large $R_E$, high DC source is required
- For small $R_B$, low DC source is required

Problem: Calculate values of 3 currents

![Circuit Diagram]
Voltage divider biasing circuit

\[ R_{TH} = \frac{R_1 R_2}{R_1 + R_2} \]

\[ V_{TH} = I_B R_{TH} + V_{BE} + R_E I_E \]

\[ I_B \left[ R_{TH} + (\beta + 1)R_E \right] = V_{TH} - V_{BE} \]

\[ I_B = \frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \approx \frac{V_{TH}}{R_{TH} + \beta R_E} \]

\[ V_{CE} = V_{CC} - (R_C + R_E)I_C \]
Problem

- Find Q point

![Circuit Diagram]

\[ \beta = 60 \]

\[ +12 \text{ V} \]

\[ 40 \, \text{k}\Omega \quad 5 \, \text{k}\Omega \]

\[ 5 \, \text{k}\Omega \quad 1 \, \text{k}\Omega \]

\[ C_E \]
Amplifiers
DC Behavior

\[ V_{CC} = I_C R_C + V_{CE} + I_E R_E \]

\[ = V_{CE} + I_C (R_C + R_E) \]

\[ I_C = \frac{-1}{(R_C + R_E)} V_{CE} + \frac{V_{CC}}{(R_C + R_E)} \]
Input and Output phase
AC Behavior

AC equivalent
Transistor Equivalent Circuit

- **Input**

- **Output**
Contd.
h-Parameter

- Manufacture specify characteristics of a transistor in terms of $h$ (hybrid) parameters.

- Hybrid is used with these parameters because they are a mixture of constants having different units.

- It becomes popular because they can be measured easily.
Transistor as two-port network

\[ v_1 = h_{11} i_1 + h_{12} v_2 \]

\[ i_2 = h_{21} i_1 + h_{22} v_2 \]

\[ h_{11} = \frac{v_1}{i_1} \quad v_2 = 0 \quad \text{= Input impedance (with output shorted)} = h_i \]

\[ h_{21} = \frac{i_2}{i_1} \quad v_2 = 0 \quad \text{= Forward Current ratio (with output shorted)} = h_f \]

\[ h_{12} = \frac{v_1}{v_2} \quad i_1 = 0 \quad \text{= Reverse voltage ratio (with input open)} = h_r \]

\[ h_{22} = \frac{i_2}{v_2} \quad i_1 = 0 \quad \text{= Output admittance (with input open)} = h_o \]
Hybrid equivalent circuit

\[ h_{ie} = r_i, \text{ dynamic input resistance} \]

\[ h_{fe} = \beta, \text{ current amplification factor} \]

\[ 1/h_{oe} = r_o, \text{ dynamic output resistance.} \]

\[ h_{ie} = 1 \text{ k}\Omega \]

\[ h_{re} = 2.5 \times 10^{-4} \]

\[ h_{fe} = 50 \]

\[ h_{oe} = 25 \mu\text{s} \text{ (or, } 1/h_{oe} = 40 \text{ k}\Omega ) \]
Amplifier analysis

\[ R_{ac} = R_C \parallel R_O = \frac{R_C R_O}{R_C + R_O} \]
Current gain, \( A_i = \frac{Output \ Current}{Input \ Current} = \frac{i_c}{i_b} \)

\[ = \frac{h_{fe}i_b}{i_b} = h_{fe} \]

\( A_i = \beta \)

Voltage gain, \( A_v = \frac{Output \ Voltage}{Input \ Voltage} = \frac{-h_{fe}i_b R_{ac}}{i_b h_{ie}} \)

\[ = \frac{-h_{fe} R_{ac}}{h_{ie}} \]

\( A_v = \frac{\beta R_{ac}}{r_i} \angle 180^0 \)

\( A_p = A_i A_v \)

\( Z'_{in} = R_1 \parallel R_2 \parallel h_{ie} \approx h_{ie} \)

\( Z'_o = (1 / h_{oe}) \parallel R_{ac} \approx R_{ac} \)
Problem

Current Gain 150, $R_{in} = 2\, \text{k}\Omega$

Calculate voltage gain and input impedance
Multi-stage Amplifiers

\[ A = \frac{v_o}{v_s} = \frac{v_1}{v_s} \times \frac{v_2}{v_1} \times \ldots \times \frac{v_{n-1}}{v_{n-2}} \times \frac{v_o}{v_{n-1}} \]

\[ A = A_1 \times A_2 \times \ldots \times A_{n-1} \times A_n \]

Numbers of bels = \( \log_{10} \frac{P_2}{P_1} \)
Contd.

Number of dB = 10 \times \text{Number of bels} = 10 \log_{10} \frac{P_2}{P_1}

Gain in dB = 20 \log_{10} \frac{V_2}{V_1}

A_{dB} = A_{dB1} + A_{dB2} + \ldots + A_{dBn}
Why dB

- Simple addition of gain
- Permits us to denote very small and very large value
- Our hearing power in logarithmic
Coupling of two stages

- Minimum loss of signal
- Should not affect biasing of other stage

Typical Couplings
- RC coupling
- Transformer coupling
- Direct coupling
RC coupling

- Widely used
- Makes DC biasing independent
- Not good for low frequency applications
Transformer coupling

- DC isolation provided by transformer
- Bigger in size
- Does not amplify signals of different frequency equally
- Suited for power amplifiers and tuned voltage amplifiers
Direct coupling

- Required at very low frequency
- Affect biasing of other stage (consider this while designing)
Frequency response of Amplifier
At low $f$

- Provide low gain due to high reactance of coupling capacitors
At high $f$
Contd.

\[ \beta_{ac} \]

0 \quad f
Bandwidth

\[ BW = f_2 - f_1 \approx f_2 \]

\[ 0.707 A_{vm} = 1 / \sqrt{2} A_{vm} \]
Effect on band width with no. of stages

- Bandwidth decreases with increase in no. of stages
  - Because greater no. of capacitor in the circuit
- Voltage gain
  \[ A'_v = (A_{vm})^n \]
- Upper and lower cut of frequency
  \[ f'_1 = \frac{1}{\sqrt{(2^{1/n} - 1)}} f_1 \]
  \[ f'_2 = \sqrt{(2^{1/n} - 1)} f_2 \]
Two-stage RC-coupled amplifier
Contd.

\[ R_B = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2} \]
\[ A_2 = -\frac{h_fe R_{ac2}}{h_{ie}} \]
\[ R_{ac2} = R_{C2} \parallel R_L = \frac{R_{C2} R_L}{R_{C2} + R_L} \]

\[ A_1 = -\frac{h_fe R_{ac1}}{h_{ie}} \]
\[ A_{um} = A_1 \times A_2 \]

A_1 is always less than A_2, because of lower R_{ac1} due to loading effect
Problem

Calculate
- input impedance
- output impedance
- voltage gain
  - both transistor

\( h_{fe} = 120 \)
\( h_{ie} = 1.1 \text{k ohm} \)
Distortion in Amplifiers

When wave shape of the output is not an exact replica of input wave

Caused by

- Reactive component and non-linear characteristic of transistor
- Frequency distortion
  - Caused by electrode capacitance and other reactive components
Contd.

- **Phase distortion**
  - Delay introduce by the amplifier is different for various frequency
  - Reactive components of the circuit are responsible for this distortion

- **Harmonic distortion**
  - Output contain new frequency components that are not present in the input. New frequency are harmonics of present in input
  - Happen due to non-linearity in the dynamic transfer characteristic curves
Contd.

![Diagram of amplifier input and output frequencies](image)
Operational-Amplifiers
Introduction

- The operational amplifier is most useful single device in analog electronic circuitry.
- With only few external components, it can perform a wide variety of analog signal processing tasks.
- One key to the usefulness of these little circuits is in the engineering principle of feedback, particularly **negative** feedback, which constitutes the foundation of almost all automatic control processes.
Single-ended

- A "shorthand" symbol for an electronic amplifier is a triangle, the wide end signifying the input side and the narrow end signifying the output.

- To facilitate true AC output from an amplifier, we use a split or dual power supply, with two DC voltage sources connected in series with the middle point grounded, giving a positive voltage to ground (+V) and a negative voltage to ground (-V).
Differential amplifiers

- Most amplifiers have one input and one output. **Differential amplifiers** have two inputs and one output, the output signal being proportional to the difference in signals between the two inputs.

- The voltage output of a differential amplifier is determined by the following equation: $V_{out} = A_v(V_{noninv} - V_{inv})$

![Differential amplifier diagram](image)

| $(-)Input_1$ | 0 | 0 | 0 | 0 | 1 | 2.5 | 7 | 3 | -3 | -2 |
| (+)Input_2 | 0 | 1 | 2.5 | 7 | 0 | 0 | 0 | 3 | 3 | -7 |
| Output | 0 | 4 | 10 | 28 | -4 | -10 | -28 | 0 | 24 | -20 |

Voltage output equation:

$$V_{out} = A_v (Input_2 - Input_1)$$

OR

$$V_{Out} = A_v (Input (+) - Input (-))$$
The "operational" amplifier

- High-gain differential amplifiers came to be known as *operational amplifiers*, or *op-amps*, because of their application in analog computers' mathematical *operations*.
- *Op-amp* have extremely high voltage gain ($A_v = 200,000$ or more).
- Long before computers were built to electronically perform calculations by employing voltages and currents to represent numerical quantities.

\[ i_c = C \frac{dv}{dt} \]

Where,

- $i_c$ = Instantaneous current through capacitor
- $C$ = Capacitance in farads
- $\frac{dv}{dt}$ = Rate of change of voltage over time

\[ F = m \frac{dv}{dt} \]

Where,

- $F$ = Force applied to object
- $m$ = Mass of object
- $\frac{dv}{dt}$ = Rate of change of velocity over time

- Op-amps typically have very high input impedances and fairly low output impedances.
Op-amp electrical model

\[ V_1 \rightarrow \text{NONINVERTING} \]

\[ V_2 \rightarrow \text{INVERTING} \]

\[ r_{in} \]

\[ r_{out} \]

\[ A(V_1 - V_2) \]

\[ +V_{out} \]
Comparator

The diagram illustrates a comparator circuit with the following labels:

- $V_{in}$: Input voltage
- $V_{out}$: Output voltage
- $V_{CC}$: Supply voltage
- $V_{EE}$: Supply voltage (ground)
- $V_{sat}$: Saturation voltage

The graphical representation shows the voltage characteristics of the comparator, with $V_{out}$ being high for $V_{in} > V_{sat}$ and low for $V_{in} < -V_{sat}$.
Moving trip point

\[ V_{\text{ref}} = \frac{R_2}{R_1 + R_2} V_{\text{CC}} \]
Schmitt Trigger

- Comparator contain noise, output may be erratic when input voltage is near to trip point
  - Noise causes output to jump back and forth between low and high states

Noise triggering can be avoided by schmitt trigger
Difference between UTP and LTP is called hysteresis, required to prevent false triggering due to noise.

\[ B = \frac{R_2}{R_1 + R_2} \]

\[ v_{\text{ref}} = +BV_{\text{sat}} \]

\[ v_{\text{ref}} = -BV_{\text{sat}} \]

\[ UTP = +BV_{\text{sat}}, \text{ and } LTP = -BV_{\text{sat}} \]
Moving trip point of schmitt trigger

\[ V_{cen} = \frac{R_2}{R_2 + R_3} V_{cc} \]

\[ B = \frac{R_2}{R_1 + R_2 \| R_3} \]

\[ UTP = V_{cen} + BV_{sat} \]

\[ LTP = V_{cen} - BV_{sat} \]
Problem

- Find UTP and LTP
  - Given
    - $V_{cc} = 12 \text{ V}$, $V_{ee} = -12 \text{ V}$, $R_2 = R_3 = 2 \text{ k ohm}$,
    - $R_1 = 100 \text{ k ohm}$
Sine to square waveform

- \( +V_{cc} \)
- \( -V_{ee} \)
- \( +V_{sat} \)
- \( -V_{sat} \)

\( V_{out} \) vs. \( V_{in} \)

UTP - LTP

Rajesh Gupta
Relaxation oscillator

\[ T = 2RC \ln \frac{1+B}{1-B} \]

- **T** = period of output signal
- **R** = feedback resistance
- **C** = capacitance
- **B** = feedback fraction

\[ T \rightarrow \text{TOWARD} + V_{sat} \]

**Output**

\[ 0 \]

**Capacitor**

\[ -V_{sat} \]

\[ +V_{sat} \]

**UTP**

**LTP**
Counter based A/D convertor

Start

Clock → Gate and control → Counter

Comp.

Analogue input voltage → Ref. voltage

Level amplifiers

Binary ladder

Digital output

$N$ lines
OP-AMP IC’s

- Most popular 741

Typical 8-pin “DIP” op-amp
Integrated circuit

No Connection  +V  Output  Offset null
8  7  6  5

Dual op-amp in 8-pin DIP

8  7  6  5

Offset null

1  2  3  4

Offset null

1  2  3  4

-V
Comparator

- To compare two voltages
  - Op-amps are used as signal *comparators*, operating in full cutoff or saturation mode depending on which input (inverting or non-inverting) has the greatest voltage.

![Comparator Circuit Diagram]

V_{in} → LED
Pulse width modulation by comparator

One comparator application is *pulse-width modulator*, and is made by comparing a sine-wave AC signal against a DC reference voltage. As the DC reference voltage is adjusted, the square-wave output of the comparator changes its duty cycle (positive versus negative times). Thus, the DC reference voltage controls, or *modulates* the pulse width of the output voltage.
Analog to digital convertor

Simple bargraph driver circuit

Vin

LED₁

LED₂

LED₃

LED₄

[Diagram of a simple bargraph driver circuit with LEDs connected to a voltage source and a reference voltage, showing the basic concept of converting an analog voltage into a digital representation through a series of LEDs that light up in response to the input voltage.]
Analog to digital convertor

Analog input voltage

Digital outputs

<table>
<thead>
<tr>
<th>Input voltage</th>
<th>Comparator for level</th>
<th>Binary output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to V/8</td>
<td>Low Low Low Low Low</td>
<td>0 0 0</td>
</tr>
<tr>
<td>V/8 to V/4</td>
<td>High Low Low Low Low</td>
<td>0 0 1</td>
</tr>
<tr>
<td>V/4 to 3V/8</td>
<td>High High Low Low Low</td>
<td>0 1 0</td>
</tr>
<tr>
<td>3V/8 to V/2</td>
<td>High High High Low Low</td>
<td>0 1 1</td>
</tr>
<tr>
<td>V/2 to 5V/8</td>
<td>High High High High Low</td>
<td>1 0 0</td>
</tr>
<tr>
<td>5V/8 to 3V/4</td>
<td>High High High High Low</td>
<td>1 0 1</td>
</tr>
<tr>
<td>3V/4 to 7V/8</td>
<td>High High High High High</td>
<td>1 1 0</td>
</tr>
<tr>
<td>7V/8 to V</td>
<td>High High High High High</td>
<td>1 1 1</td>
</tr>
</tbody>
</table>
Negative feedback

- Connecting the output of an op-amp to its inverting (-) input is called **negative feedback**.

- When the output of an op-amp is *directly* connected to its inverting (-) input, a *voltage follower* will be created. Whatever signal voltage is impressed upon the noninverting (+) input will be seen on the output.

- An op-amp with negative feedback will try to drive its output voltage to whatever level necessary so that the differential voltage between the two inputs is practically zero. The higher the op-amp differential gain, the closer that differential voltage will be to zero.

![Diagram of op-amp with negative feedback](image_url)

The effects of negative feedback

- Input voltage ($V_{in}$) connected to the noninverting (+) input of the op-amp.
- Output voltage ($V_{out}$) is the differential voltage between the two inputs.
- The differential gain of the op-amp is such that the output voltage is close to zero.
- Input voltage: 6 V
- Output voltage: 29.99985 µV
- The circuit diagram shows the input and output voltages with the feedback loop effectively reducing the output voltage to a negligible level.

---

**EN 202 Electronics**

Rajesh Gupta
Divided feedback

Non-inverting Amplifier

A negative-feedback op-amp circuit with the input signal going to the noninverting (+) input is called a noninverting amplifier. The output voltage will be the same polarity as the input. Voltage gain is given by the following equation: $A_v = \left(\frac{R_2}{R_1}\right) + 1$
Inverting Amplifier

A negative-feedback op-amp circuit with the input signal going to the "bottom" of the resistive voltage divider, with the noninverting (+) input grounded, is called an *inverting amplifier*. Its output voltage will be the opposite polarity of the input. Voltage gain is given by the following equation: \[ A_V = \frac{R_2}{R_1} \]
Average circuit

"Passive averager" Circuit

\[ V_{\text{out}} = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \]

With equal value resistors:

\[ V_{\text{out}} = \frac{V_1 + V_2 + V_3}{3} \]
A summer circuit is one that sums, or adds, multiple analog voltage signals together. There are two basic varieties of op-amp summer circuits: noninverting and inverting.

Summer circuits are quite useful in analog computer design.

\[
V_{out} = 3 \frac{V_1 + V_2 + V_3}{3}
\]

\[
V_{out} = V_1 + V_2 + V_3
\]

\[
V_{out} = -(V_1 + V_2 + V_3)
\]
Differentiator circuits

**Differentiator** produces a voltage output proportional to the input voltage's rate of change.

**Applications:** analog computation, process control

\[
i = C \frac{dv}{dt}
\]

\[
V_{out} = -RC \frac{dv_{in}}{dt}
\]
**Integrator circuits**

*integrator* produces a voltage output proportional to the product (multiplication) of the input voltage and time

**Applications:** analog computation, process control

\[
\frac{dv_{out}}{dt} = -\frac{V_{in}}{RC}
\]

OR

\[
V_{out} = \int_{0}^{t} -\frac{V_{in}}{RC} dt + c
\]

Where,

\( C = \) Output voltage at start time \((t=0)\)
Voltage-to-current signal conversion

- Voltage signals are relatively easy to produce directly from transducer devices, whereas accurate current signals are not.
- DC current signals are often used in preference to DC voltage signals as analog representations of physical quantities. Current in a series circuit is absolutely equal at all points in that circuit regardless of wiring resistance, whereas voltage in a parallel-connected circuit may vary from end to end because of wire resistance.

Current independent of load resistance
Slew rate

Maximum rate of output voltage change

\[ i = C \frac{dv}{dt} \]

\[ \frac{dv}{dt} = \frac{i}{C} \]

\[ \frac{dv_{out}}{dt} = \frac{I_{\text{MAX}}}{C_c} \]

\[ \frac{dv_{out}}{dt} = \frac{60 \, \mu A}{30 \, pF} = 2 \, V / \mu s \]
Slew rate distortion

\[ +10 \text{ V} \]
\[ 0 \]
\[ -10 \text{ V} \]

Slope > \( S_r \)

\[ +10 \text{ V} \]
\[ -10 \text{ V} \]
Frequency response of Op-amp

- Directly coupled amplifier
- Gain bandwidth product constant
Op-amp Models and circuits

A simple operational amplifier made from discrete components
555 Timer
555 Timer

- Versatile IC, have so many application
Monostable Operation

\[ W = 1.1RC \]
Astable Operation

\[ f = \frac{1.44}{(R_A + 2R_B)C} \]

\[ D = \frac{R_A + R_B}{R_A + 2R_B} \times 100\% \]
Voltage control Oscillator

\[ +V_{cc} \]

\[ V_{in} \]

\[ +\frac{1}{2} V_{con} \]
Active Filter
Active filters

Frequency selective switch that passes a specified band of frequency and blocks/attenuates signals of frequency outside

- Analog or digital
- Passive or active
- Audio (AF) or radio frequency (RF)
Analog Active-RC (audio) filter

- Active filter advantage
  - Gain frequency adjustment
  - No loading problem
  - Cost
Commonly used filters

- Low pass filter
- High pass filter
- Band pass filter
- Band reject filter
Classification of active filter

- Butterworth
  - Flat passband and flat stopband
- Chebyshev
  - Ripple passband and flat stopband
- Cauer
  - Ripple passband and ripple stopband
First order low pass butterworth filter

\[ j = \sqrt{-1} \quad \text{and} \quad jX_C = \frac{1}{j2\pi fC} \]

\[ V_i = \frac{V_{in}}{1 + j2\pi fRC} \]

\[ V_o = \left(1 + \frac{R_F}{R_1}\right)V_i \]

\[ V_o = \left(1 + \frac{R_F}{R_1}\right)\frac{V_{in}}{1 + j2\pi fRC} \]

\[ \frac{V_o}{V_{in}} = \frac{A_F}{1 + j( f / f_H )} \]
\[
\frac{|v_o|}{v_{in}} = \frac{A_F}{\sqrt{1 + (f/f_H)^2}}
\]

\[A_F = 1 + \frac{R_F}{R_1} = \text{passband gain of the filter}\]

\[f = \text{frequency of the input signal}\]

\[f_H = \frac{1}{2\pi RC} = \text{high cutoff frequency of the filter}\]

1. At very low frequencies, that is, \( f < f_H \),
   \[\frac{|v_o|}{v_{in}} \approx A_F\]

2. At 3 dB (= 20 log 0.707)
   \[\frac{|v_o|}{v_{in}} = \frac{A_F}{\sqrt{2}} = 0.707 A_F\]

3. At \( f > f_H \),
   \[\frac{|v_o|}{v_{in}} < A_F\]
Problem

- Design a low pass filter at a cut off frequency of 1 kHz with a pass band gain of 2
Second order low pass butterworth filter

Gain for butterworth response = 1.586

\[
\begin{align*}
A_F &= 1 + \frac{R_E}{R_1} = \text{passband gain of the filter} \\
&= \frac{1}{2\pi \sqrt{R_2 R_3 C_2 C_3}} = \text{high cutoff frequency (Hz)}
\end{align*}
\]
Problem

- Design a second order low pass filter at high cutoff frequency of 1 kHz.
First order high-pass butterworth filter

\[ A_F = 1 + \frac{R_F}{R_1} \] = passband gain of the filter

\[ f = \text{frequency of the input signal (Hz)} \]
\[ f_L = \frac{1}{2\pi RC} = \text{low cutoff frequency (Hz)} \]

\[ \frac{V_o}{V_{in}} = A_F \left[ \frac{j(f/f_L)}{1 + j(f/f_L)} \right] \]

\[ \left| \frac{V_o}{V_{in}} \right| = \frac{A_F(f/f_L)}{\sqrt{1+(f/f_L)^2}} \]

Stop band \( \rightarrow \) Passband \( \rightarrow \) 20 dB/decade

**Voltage gain**

- 741/351
- 0.707\( A_F \)
- 20-k pot at 15.9 kΩ
- 0.01 µF

EN 202 Electronics

Rajesh Gupta
Problem

Design a high-pass filter at cutoff frequency of 1 kHz with a pass-band gain of 2
Second order high-pass butterworth filter

Where $A_F = 1.586 = \text{Passband gain for the second order Butterworth}$

$f = \text{frequency of the input signal (Hz)}$

$f_L = \text{low cutoff frequency (HZ)}$
Higher order filter: Third order low pass

First-order low-pass section

- 20-k pot at 15.9 kΩ
- +Vcc +15V
- -Vee
- R
- C 0.01 µF

Second-order low-pass section

- 20-k pot at 15.9 kΩ
- +Vcc +15V
- -15V
- RF 27 kΩ
- VR 27 kΩ
- RL 10kΩ

A1

A2
Fourth order low pass

- Size increase
- Accuracy decrease
- Gain fixed limitation

Second-order low-pass section

\[ +V_{CC} \]
\[ +15V \]
\[ -15V \]
\[ -V_{EE} \]

\[ R_i \]
\[ 15 \text{ k}\Omega \]
\[ R_f \]
\[ 2.2 \text{ k}\Omega \]
\[ R \]
\[ 20\text{-k pot at 15.9 k}\Omega \]
\[ C \]
\[ 0.01 \mu\text{F} \]

\[ +V_{CC} \]
\[ +15V \]
\[ -15V \]
\[ -V_{EE} \]

\[ R \]
\[ 20\text{-k pot at 15.9 k}\Omega \]
\[ C \]
\[ 0.01 \mu\text{F} \]

\[ R \]
\[ 20\text{-k pot at 15.9 k}\Omega \]
\[ C \]
\[ 0.01 \mu\text{F} \]

\[ R \]
\[ 18 \text{ k}\Omega \]
\[ 22 \text{ k}\Omega \]

\[ R_L \]
\[ 10 \text{ k}\Omega \]
Contd.

- Gain $\frac{v_o}{v_{in}}$

- $A_F$

- $0.707A_F$

- $f_H$

- Third order (-60 dB/decade roll-off)

- Fourth order (-80 dB/decade roll-off)
Band pass filter

- Two types (based on Q factor)
  - Wide band pass (Q<10)
  - Narrow band pass (Q>10)

\[ Q = \frac{f_c}{BW} = \frac{f_c}{f_H - f_L} \]

\[ f_c = \sqrt{f_H f_L} \]
Wide band-pass filter

First-order High-pass section

First-order low-pass section

\[ V_{o} = \frac{A_{FT} (f/f_L)}{\sqrt{[1+(f/f_L)^2][1+(f/f_H)^2]}} \]
Problem

Design a wide band-pass filter with \( f_L = 200 \text{ Hz} \) and \( f_H = 1 \text{ KHz} \), and a pass band gain of 4. calculate value of Q for the filter.
Band reject filter

- Two types (based on Q factor)
  - Wide band reject (Q<10)
  - Narrow band reject (Q>10) (notch filter)

\[
Q = \frac{f_C}{BW} = \frac{f_C}{f_H - f_L}
\]

\[
f_C = \sqrt{f_H f_L}
\]
Contd.

Gain, $\frac{V_o}{V_{in}}$

$A_f = 2$

$1.414$

Passband

Reject band

Passband

$\sqrt{f_H f_L} = 447.2 \, \text{Hz}$
Wide band reject filter requirement

- Low cut of frequency of high pass filter must be larger than high cutoff frequency of low pass filter
- Pass band gain of both high pass and low pass must be equal
Problem

Design a wide band reject filter with $f_L = 1$ kHz and $f_H = 200$ Hz
Field Effect Transistor (FET)
Introduction

- Developed in 1960’s
- Operation depend on majority carrier (unipolar transistor)
- Category
  - Junction FET (JFET)
  - Insulated gate FET (IGFET)
  - Metal oxide semiconductor (MOSFET)
- Advantages
  - High input impedance (~100 M ohm typical), where BJT typical value 2 k ohm
  - Easier to fabricate (suited for IC’s)
  - Provide greater thermal stability compared to BJT
  - Less noisy than BJT and thus more suitable for input stage of low level amp.
  - Relatively immune to radiation, but BJT is very sensitive
- Disadvantage
  - Small Gain-bandwidth of device compared to BJT
  - Greater susceptibility to damage in handling
JFET

N-type  
S  
Source  
D  
Drain

N-Channel, JFET
JFET biasing

Constant current through n-channel

Pinch off of n-channel

Slope due to resistance of n-channel

Back-biased depletion region

Current through n-channel

n-channel

Constant current through n-channel

Pinch off of n-channel

Slope due to resistance of n-channel
Drain source characteristics

\[ I_D (mA) \]

\[ V_{GS} = 0 \text{ V} \]

\[ I_{DSS} \]

\[ V_{DS} \]

\[ V_{GS} = -1 \text{ V} \]

\[ V_{DD} \]

\[ +V_{DD} \]

\[ I_D = I_{DSS} \]

\[ 0 \]

\[ V_{DS} \text{ (volts)} \]

\[ 0 \]

\[ V_{DS} \text{ (volts)} \]
Contd.
Transfer characteristics

\[ I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \]

- \( V_{GS} = 0 \) V, \( I_D = I_{DSS} \)
- \( I_D = 0, V_{GS} = V_P \)

Curve represents

\[ I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \]

(Volts)

\( V_P \)

\( I_D \) (mA)

\( I_{DSS} \)

\( 0 \)

\( V_{GS} \)
Problem

- Determine the drain current of an n-channel JFET having pinch off voltage $V_p = -4 \, \text{V}$ and drain-source saturation current $I_{DSS} = 12 \, \text{mA}$ at the following gate-source voltages
  - $V_{GS} = 0 \, \text{V}, \, -1.2 \, \text{V} \, \text{and} \, -2 \, \text{V}$
Plotting JFET Characteristics

\[ I_{DSS} \leftarrow V_G \]

\[ I_D = 0 \text{ mA} \]

\[ V_{GS} = 0 \text{V} \]

\[ V_{GD} + V_{DD} \]

\[ V_{GG} \]

\[ V_{GS} \]
Contd.

\[ I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 \]

<table>
<thead>
<tr>
<th>(V_{GS}) (V)</th>
<th>(I_D) (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>-1</td>
<td>6.4</td>
</tr>
<tr>
<td>-2</td>
<td>3.6</td>
</tr>
<tr>
<td>-3</td>
<td>1.6</td>
</tr>
<tr>
<td>-4</td>
<td>0.4</td>
</tr>
<tr>
<td>-5</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>(V_{GS}) (V)</th>
<th>(I_D) (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>(I_{DSS})</td>
</tr>
<tr>
<td>0.3(V_P)</td>
<td>(\frac{I_{DSS}}{2})</td>
</tr>
<tr>
<td>0.5(V_P)</td>
<td>(\frac{I_{DSS}}{4})</td>
</tr>
</tbody>
</table>

\[ V_P \]

\[ V_P \]

\[ V_P \]
JFET Parameters

- **Drain source saturation current** ($I_{DSS}$) - current at which the channel pinch off when gate-source shorted ($V_{GS}=0$)

- **Pinch-off voltage** $V_P=V_{GS\text{(off)}}$ - gate source voltage at which drain source channel cut off or pinched off resulting no drain current

- **Dynamic drain resistance** ($r_d$): ratio of small change in drain voltage to the small change in drain current, keeping gate voltage constant

\[
    r_d = \frac{\Delta V_{DS}}{\Delta I_D} \bigg|_{V_{GS} = \text{const}}
\]

- **Mutual conductance or transconductance** ($g_m$): ratio of small change in drain current to the small change in gate voltage, keeping the drain voltage constant

\[
    g_m = \frac{\Delta I_D}{\Delta V_{GS}} \bigg|_{V_{DS} = \text{const}}
\]
JFET Fixed Biasing

\[ V_{GS} = V_G - V_S = V_{GG} - 0 = V_{GG} \]

\[ I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \]

\[ V_D = V_{DD} - I_D R_D \]
Problem

- Find drain current and drain source voltage

\[ V_{DS} = 12 \text{mA} \]
\[ V_P = -4 \text{V} \]
Graphical approach

\[ V_D = V_{DD} - I_D R_D \]

\[ I_D = 0 \quad V_D = V_{DD} \]

\[ V_D = 0 \text{ V} \]

\[ 0 \text{ V} = V_{DD} - I_D R_D \]

\[ I_D = \frac{V_{DD}}{R_D} \]
JFET with self bias

- With single supply voltage supply

\[ V_G = 0V \]

\[ I_G = 0 \]

\[ V_G = I_G R_G = 0 \text{ V} \]

\[ V_{GS} = V_G - V_S = 0 \text{ V} - I_D R_S \]

\[ V_{GS} = -I_D R_S \]

\[ V_S = I_D R_S \]
For $I_D = 0$: $V_{GS} = (O) R_S = 0 \ \text{V}$

For $V_{GS} = V_P$: $I_D = \frac{-V_P}{R_S}$
Problem

- Determine the value of $V_{GS}$ and $I_D$

\[ V_{DD} = 24 \text{ V} \]

\[ I_{DSS} = 10 \text{ mA} \]

\[ V_P = -4 \text{ V} \]
Ans

\[
\begin{array}{ccc}
V_{GS}(V) & I_D(mA) & \left[ \frac{I_{DSS}}{2} \right] \\
0 & 10 & \\
[0.3V_P] & -1.2 & 5 \\
[0.5V_P] & -2.0 & 2.5 \\
[V_P] & -4.0 & 0 \\
\end{array}
\]

\[
\begin{array}{cc}
I_D(mA) & V_{GS}(V) \\
0 & 0 \\
\left[ \frac{V_P}{R_s} \right] & 2.67 \\
\end{array}
\]

\[
I_D = (10 \text{mA}) \left( 1 - \frac{V_{GS}}{-4 \text{V}} \right)^2
\]
Voltage divider bias

\[ V_G = \frac{R_{G2}}{R_{G1} + R_{G2}} V_{DD} \]

\[ V_{GS} = V_G - V_S = V_G - I_D R_S \]
Problem

- Determine the bias current in the circuit

\[ V_i \]

\[ V_o \]

\[ V_P = -4V \]

\[ I_{DSS} = 8 \text{ mA} \]
Ans

<table>
<thead>
<tr>
<th>$V_{GS}$ (V)</th>
<th>$I_D$ (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>[0.3$V_P$]</td>
<td>-1.2</td>
</tr>
<tr>
<td>[0.5$V_P$]</td>
<td>-2</td>
</tr>
<tr>
<td>[$V_P$]</td>
<td>-4</td>
</tr>
</tbody>
</table>

$V_G = \frac{270\, \text{k}\Omega}{2.1\, \text{M}\Omega + 270\, \text{k}\Omega} (16\, \text{V}) = +1.82\, \text{V}$

$V_{GS} = 1.82\, \text{V} - I_D (1.5\, \text{k}\Omega)$

$I_D = 0, V_{GS} = -1.82\, \text{V}$

For $V_{GS} = 0: \quad I_D = \frac{-V_{GS}}{R_s} = \frac{1.82\, \text{V}}{1.5\, \text{k}\Omega} = 1.21\, \text{mA}$

<table>
<thead>
<tr>
<th>$I_D$ (mA)</th>
<th>$V_{GS}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1.82</td>
</tr>
<tr>
<td>1.21</td>
<td>0</td>
</tr>
</tbody>
</table>
Sinusoidal oscillator

Oscillator is an amplifier which have positive feedback to supply own inputs voltage

Requirement
- Need a positive feedback (with a resonant circuit)
- Loop gain should be unity

\[
V_{out} = A \ v_{in}
\]
\[
V_f = AB \ v_{in}
\]
Initially, $AB$ greater than one, as voltage build up, $AB$ automatically decrease to 1

Starting Voltage: Noise
Wien bridge oscillator

- For low to moderate frequencies (5Hz to 1 MHz)
- Uses a feedback circuit called lead leg network
Lead-lag network

\[ V_{out} = \frac{R \parallel (-jX_C)}{R - jX_C + R \parallel (-jX_C)} V_{in} \]

\[ B = \frac{1}{\sqrt{9 + (X_C/R - R/X_C)^2}} \]

\[ \phi = \arctan \frac{X_C/R - R/X_C}{3} \]

when \( X_C = R \)

\[ \frac{1}{2\pi f_r C} = R \]

\[ f_r = \frac{1}{2\pi RC} \]
Practical circuit

- Initially tungsten lamp has low resistance
- As oscillation build up resistance increases and gain reaches to 3, then oscillation stabilize which stabilize tungsten lamp resistance

\[ A_{CL} = \frac{R_1}{R_2} + 1 = \frac{2R'}{R'} + 1 = 3 \]
Bridge

\[ V_{error} = \frac{2R'}{R + R'} \]
Regulated Power Supplies
Introduction

Requirements

- Output voltage constant despite relatively large changes in line voltage and load current
- Temperature stability
- Variable level of voltages
Voltage feedback regulation

- Use Zener diode as reference
- Keep the voltage constant even input voltage and load current change due to feedback mechanism

$$B \approx \frac{R_2}{R_1 + R_2}$$

$$V_F = V_Z + V_{BE}$$

$$BV_{out} = V_Z + V_{BE}$$

$$V_{out} = \frac{V_Z + V_{BE}}{B}$$

$V_Z = $ zener voltage

$V_{BE} = $ base - emitter voltage of $Q_1$

$V_{out} = $ regulated output voltage
Power dissipation in pass transistor

\[ P_D = V_{CE} I_C \]

\[ V_{CE} = \text{collector–emitter voltage, } V_{in} - V_{out} \]

\[ I_C = \text{load current plus divider current} \]

- When load current is heavy pass transistor has to dissipate lot of power
- Sometime cooling is required
Current limiting

- Series regulator has no short circuit protection
- If accidently short the load terminals, we get an enormous load current that will destroy the pass transistor or a diode

\[
V_{BE} = I_{SL} R_4 \\
I_{SL} = \frac{V_{BE}}{R_4}
\]

where \( I_{SL} \) = short-circuit load current
\( V_{BE} \) = base-emitter voltage, 0.6 to 0.7 V
\( R_4 \) = current-sensing resistance
Power supply characteristics

- Load regulation
- Source regulation
- Output Impedance
- Ripple Rejection
Fixed Regulator in market
Modulation
Introduction

Possible way to transmit speech and music

- Convert speech or music into electrical signal and transmit with a help of antenna.
- Receiver antenna can pick these signals and fed them to a loudspeaker to reproduce speech or music

Problem

- Energy of audio signal is low and can not be efficiently radiated. It will die out after covering even a small distance
- If different transmitting station make transmission simultaneously, receiver antenna will pick all the signal and it will lead to confusion
Solution

Audio signal superimposed on the high frequency carrier wave and then transmit. This process is called *modulation*.

The audio signal is called *modulating wave* and the signal obtained on superimposing it on carrier waves is called *modulated wave*, which is of high frequency.
Modulation types

- Signal
- Carrier
- Amplitude modulated
- Frequency modulated
Simple Amplitude Modulation

\[ V_x \rightarrow V_{out} \rightarrow \text{UPPER ENVELOPE} \]

\[ \text{LOWER ENVELOPE} \]
Example of amplitude modulated RF stage
Percent modulation

Sinusoidal modulating stage produce sinusoidal variation in voltage gain expressed by

$$A = A_0(1 + m \sin \omega t)$$

$A$ = instantaneous voltage gain

$A_0$ = quiescent voltage gain

$m$ = modulation coefficient

Voltage gain varies between $A_0(1 - m)$ and $A_0(1 + m)$

$$A_{\text{min}} = 100(1 - 0.5) = 50$$

if $A_0 = 100$ and $m = 0.5$

$$A_{\text{max}} = 100(1 + 0.5) = 150$$
Modulation percent

Percent modulation = $m \times 100\%$

\[
m = \frac{2V_{\text{max}} - 2V_{\text{min}}}{2V_{\text{max}} + 2V_{\text{min}}}
\]

\[
m = \frac{16 - 4}{16 + 4} = 0.6
\]
AM spectra

\[ v_{out} = A v_x \]

\[ v_{out} = A V_x \sin \omega_x t \]

\[ v_{out} = A_0 (1 + m \sin \omega_y t)(V_x \sin \omega_x t) \]

\[ v_{out} = A_0 V_x \sin \omega_x t + mA_0 V_x \sin \omega_y t \sin \omega_x t \]

\[ mA_0 V_x \sin \omega_y t \sin \omega_x t = \frac{mA_0 V_x}{2} \cos (\omega_x - \omega_y) t - \frac{mA_0 V_x}{2} \cos (\omega_x + \omega_y) t \]
\[ v_{out} = A_0 V_x \sin \omega_x t + mA_0 V_x \sin \omega_y t \sin \omega_x t \]

\[ mA_0 V_x \sin \omega_y t \sin \omega_x t = \frac{mA_0 V_x}{2} \cos (\omega_x - \omega_y) t - \frac{mA_0 V_x}{2} \cos (\omega_x + \omega_y) t \]
Spectral components

\[ f \]

\[ V_{in} \]

\[ V_{y} \]

\[ V_{x} \]

\( f_y \)

\( f_x \)

\[ V_{out} \]

\[ A_0 V_x \]

\[ \frac{mA_x V_x}{2} \]

\( (f_x - f_y) \)

\( f_x \)

\( (f_x + f_y) \)

AM SIGNAL

\[ \sim \]
Demodulation

- Envelop detector
  - Peak detector by diode

\[ V_{in} \quad V_{out} \]

RC time constant function of \( m \)
THE END

Wish you all the best